| Model No. IPRUSB2SFP004 |
|
||||||||||||||||||||||
|
Request Quote
|
|||||||||||||||||||||||
|
|
|||||||||||||||||||||||
![]() View Full-Size Image |
|||||||||||||||||||||||
|
The USB 2.0 Host Controller (USB20HC) IP Core is a 32-bit Avalon interface compliant core and supports ULPI interface. The core supports High Speed (480 Mbit/s) mode, Full Speed (12 Mbit/s) mode and Low Speed (1.5 Mbits/s) mode operation. The core has been optimized for popular FPGA devices and its functionality has been verified on the hardware. It is provided as Altera Quartus II Mega function (Altera SOPC Builder and Qsys ready component) and can be integrated easily into any SOPC Builder and Qsys generated system using Avalon bus.
Block Diagram: Features
Implementation Results
Verification
Note: * Mass storage driver developed by SLS may not satisfy user requirements; it is just an illustration of host stack capability. The USB 2.0 Host Controller can be used to access any USB 2.0 Bulk mode devices like
Note: * To develop host applications, writing drivers is not trivial. One must know the USB 2.0 protocol and needs to drive it independently to make it work. No readymade driver/application is provided in the package, except mass storage driver (Object form).
|
|||||||||||||||||||||||
Request Quote
Request Quote
$249.00