Menu
Home
 US
Home | Shopping Cart | Login | Contact Us |
 
SLS - About SLS - Contact Us
ABOUT US   |   PRODUCTS   |   IP CORES   |   SERVICES   |   DOWNLOADS   |   TRAINING   |   LICENSING
Logic Analyzer
 Processor Cores
     8051 Master
 Peripheral Cores
     VGA/LCD
     PS/2
 Interface Cores
     USB 2.0
     USB 1.1
     Ethernet
     I2C Controller
     I2C Master
     I2C Slave
     I2S
     AC’97
     Compact Flash
You are here:Home> IP Cores > Peripheral Cores >VGA/LCD
VGA/LCD Controller
              
View Full size
INTRODUCTION | FEATURES | APPLICATION
Introduction

SLS VGA controller IP is a synthesizable core which integrates a VGA display controller compatible with VGA/SVGA standards. The VGA IP Core from SLS supports CRT and LCD Displays with user programmable resolutions and video timings. The core supports number of color modes, including 32bpp, 24bpp, 16bpp, 8bpp (Grayscale & Pseudo-color) for backdrop layer. In addition to this, it supports 2 layers, 32bpp and 16bpp with alpha and two hardware cursor supports with 64x64 and 32x32 modes. The video memory is located outside the primary core, thus it is possible to provide the most flexible memory solution. The memory can be located on-chip or off-chip, shared with the system’s main memory or be dedicated to the VGA system. The core can interrupt the host on each horizontal and/or vertical sync pulse. The horizontal, vertical and composite synchronization polarization level, as well as the blanking polarization level is programmed by software

It is provided as Altera Quartus II Megafunction (Altera SOPC Builder ready component) and integrates easily into any SOPC Builder generated system using Avalon Bus.

Features
  • CRT and LCD support
  • Separate Vertical Sync, Horizontal Sync, combined Composite Sync and composite BLANK signals
  • VGA/SVGA VESA standards
  • User programmable video timing
  • User programmable video resolution
  • User programmable video control signal polarization levels
  • 32bpp, 24bpp, 16bpp, 8bpp(GrayScale) color mode
  • 32bpp layer with layer alpha and pixel alpha
  • 16bpp layer with layer alpha
  • 16bpp layer with layer alpha
  • Two hardware cursor with 2 modes 32x32 and 64x64 pixels
  • 3D (alpha blending) support for hardware cursors
  • Color lookup table for 8bpp pseudocolor mode and 64x64 pixel hardware cursors
  • Interface to all standard VGA DAC
  • Operation from a wide range of input clock frequency
  • Static synchronous design
  • Fully Synthesizable
 Application Example :  Interface of VGA Controller IP with NIOS II, External Memory & VGA Adapter
View Full size   
Related Products

 
Embedded Systems Development Kit (Cyclone FPGA)
USB 2.0 Embedded Development Board (Cyclone III FPGA) with 1.7" TFT LCD
Logic Analyzers and Pattern Generators
Downloads

Footer
Privacy Policy | Site Map Copyright© 2008 System Level Solutions All Rights Reserved.