The VGA/LCD Controller IP is a synthesizable core which integrates a VGA display controller compatible with VGA/SVGA standards.The VGA/LCD Controller supports CRT and TFT LCD Displays with user programmable resolutions and video timings.The core supports number of color modes, including 32bpp, 24bpp, 16bpp, 8bpp (Grayscale & Pseudo-color) for backdrop layer. In addition to this, it supports 2 layers, 32bpp and 16bpp with alpha and two hardware cursor supports with 64x64 and 32x32 modes. The video memory is located outside the primary core, thus it is possible to provide the most flexible memory solution. The memory can be located on-chip or off-chip, shared with the system’s main memory or be dedicated to the VGA system. The core can interrupt the host on each horizontal and/or vertical sync pulse. The horizontal, vertical and composite synchronization polarization level, as well as the blanking polarization level is programmed by software

It is provided as Altera Quartus II Mega Function (Altera SOPC Builder ready component) and integrates easily into any SOPC Builder generated system using Avalon Bus.